



N-Channel 20-V (D-S) MOSFET

PRODUCT SUMMARY				
V _{DS} (V)	$R_{DS(on)}(\Omega)$	I _D (A) ^a	Q _g (Typ.)	
20	0.0019 at $V_{GS} = 10 \text{ V}$	60 ^g	35.3 nC	
	0.00255 at $V_{GS} = 4.5 \text{ V}$	60 ^g	33.3110	

FEATURES


- Halogen-free
- TrenchFET® Gen III Power MOSFET




- PWM (Q_{gd} and R_g) Optimized
- 100 % R_g Tested
- 100 % UIS Tested

APPLICATIONS

- Fixed Telecom
- Low-Side dc-to-dc
- **OR-ing**



PowerPAK SO-8



Ordering Information: SiR866DP-T1-GE3 (Lead (Pb)-free and Halogen-free)

ABSOLUTE MAXIMUM RATINGS	T _A = 25 °C, unles	s otherwise not	ed		
Parameter		Symbol	Limit	Unit	
Drain-Source Voltage		V _{DS}	20	V	
Gate-Source Voltage		V_{GS}	± 20	V	
	T _C = 25 °C		60 ^g		
Continuous Drain Current (T _{.1} = 150 °C)	$T_C = 70 ^{\circ}C$	I _D	60 ^g		
Sommode Brain Carron (1) = 100 °C)	T _A = 25 °C	υ.	39 ^{b, c}		
	T _A = 70 °C		31 ^{b, c}	Α	
Pulsed Drain Current		I _{DM}	80	A	
Continuous Source-Drain Diode Current	T _C = 25 °C	I _S	60 ^g		
Continuous Godice-Diam Diode Guirent	T _A = 25 °C	'S	4.9 ^{b, c}		
Single Pulse Avalanche Current	L = 0.1 mH	I _{AS}	40		
Avalanche Energy		E _{AS}	80	mJ	
	T _C = 25 °C		83	W	
Maximum Power Dissipation	T _C = 70 °C	P _D	53		
Maximum i ower bissipation	T _A = 25 °C	, п	5.4 ^{b, c}		
	T _A = 70 °C		3.4 ^{b, c}		
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to 150	°C	
Soldering Recommendations (Peak Temperature) ^{d, e}			260	C	

THERMAL RESISTANCE RATINGS						
Parameter		Symbol	Typical	Maximum	Unit	
Maximum Junction-to-Ambient ^{b, f}	t ≤ 10 s	R _{thJA}	18	23	°C/W	
Maximum Junction-to-Case (Drain)	Steady State	R _{thJC}	1.0	1.5	C/ VV	

- a. Based on T_C = 25 °C. b. Surface Mounted on 1" x 1" FR4 board.
- c. t = 10 s.
- d. See Solder Profile (http://www.vishay.com/ppg?73257). The PowerPAK SO-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.
- f. Maximum under Steady State conditions is 65 °C/W.
- g. Package Limited.

SiR866DP

Vishay Siliconix



SPECIFICATIONS T _J = 25 °C, unless otherwise noted							
Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Static	1			T	1	ı	
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V, } I_D = 250 \mu\text{A}$	20			V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	I _D = 5 mA		20		mV/°C	
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_{J}$			- 6.4			
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1.2		2.3	V	
Gate-Source Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA	
Zero Gate Voltage Drain Current	Inco	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$			1	Δ	
	I _{DSS}	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$			10	- μΑ	
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	30			Α	
Dunin Course On Chata Desistance	B	$V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$		0.0015	0.0019	Ω	
Drain-Source On-State Resistance ^a	R _{DS(on)}	V _{GS} = 4.5 V, I _D = 15 A		0.00205	0.00255		
Forward Transconductance ^a	9 _{fs}	V _{DS} = 15 V, I _D = 20 A		78		S	
Dynamic ^b	•				•		
Input Capacitance	C _{iss}			4730		pF	
Output Capacitance	C _{oss}	V _{DS} = 10 V, V _{GS} = 0 V, f = 1 MHz		1310			
Reverse Transfer Capacitance	C _{rss}			540			
Total Cata Chausa	0	V _{DS} = 10 V, V _{GS} = 10 V, I _D = 15 A		71	107	nC	
Total Gate Charge	Q _g			35.3	53		
Gate-Source Charge	Q _{gs}	$V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 15 \text{ A}$		11.7			
Gate-Drain Charge	Q_{gd}			9.5			
Gate Resistance	R_g	f = 1 MHz	0.2	0.95	1.9	Ω	
Turn-On Delay Time	t _{d(on)}			42	80	ns	
Rise Time	t _r	$V_{DD} = 10 \text{ V}, R_L = 1 \Omega$		23	45		
Turn-Off Delay Time	t _{d(off)}	$I_D \cong 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$		66	120		
Fall Time	t _f			49	90		
Turn-On Delay Time	t _{d(on)}			20	40		
Rise Time	t _r	V_{DD} = 10 V, R_L = 1 Ω		8	16		
Turn-Off Delay Time	t _{d(off)}	$I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$		46	90		
Fall Time	t _f			9	15		
Drain-Source Body Diode Characteris	tics					I.	
Continuous Source-Drain Diode Current	I _S	T _C = 25 °C			60	^	
Pulse Diode Forward Current ^a	I _{SM}				80	Α	
Body Diode Voltage	V _{SD}	I _S = 4 A		0.72	1.1	V	
Body Diode Reverse Recovery Time	t _{rr}			40	70	ns	
Body Diode Reverse Recovery Charge Q _r		1 10 A 41/44 100 A/45 T 05 00		34	60	nC	
Reverse Recovery Fall Time	t _a	$I_F = 10 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$		19			
Reverse Recovery Rise Time	t _b			21		ns	

- a. Pulse test; pulse width $\leq 300~\mu s,$ duty cycle $\leq 2~\%.$
- b. Guaranteed by design, not subject to production testing.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.









TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Output Characteristics




On-Resistance vs. Drain Current and Gate Voltage




(A) The sum of the second of

V_{GS} - Gate-to-Source Voltage (V) **Transfer Characteristics**





 $V_{\mbox{\footnotesize{DS}}}$ - Drain-to-Source Voltage (V)



Vishay Siliconix


TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted







On-Resistance vs. Gate-to-Source Voltage

Source-Drain Diode Forward Voltage





Single Pulse Power, Junction-to-Ambient




* V_{GS} > minimum V_{GS} at which R_{DS(on)} is specified


Safe Operating Area, Junction-to-Ambient




TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Current Derating*





Power, Junction-to-Ambient


Document Number: 68751 S-81712-Rev. A, 04-Aug-08

^{*} The power dissipation P_D is based on $T_{J(max)} = 175$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.


Vishay Siliconix



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see https://www.vishay.com/ppg?68751.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Revision: 18-Jul-08

Document Number: 91000 www.vishay.com